Preferred Device

Small Signal MOSFET 60 V, 115 mA

N-Channel SOT-23

Features

 Pb–Free Package May be Available. The G–Suffix Denotes a Pb–Free Lead Finish

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	60	Vdc
Drain–Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Drain Current - Continuous $T_C = 25^{\circ}C$ (Note 1) $T_C = 100^{\circ}C$ (Note 1) - Pulsed (Note 2)	I _D I _D	±115 ±75 ±800	mAdc
Gate–Source Voltage – Continuous – Non–repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR–5 Board (Note 3) T _A = 25°C Derate above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	556	°C/W
Total Device Dissipation Alumina Substrate,(Note 4) T _A = 25°C	P _D	300	mW mW/°C
Derate above 25°C		2.4	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	417	°C/W
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C


- The Power Dissipation of the package may result in a lower continuous drain current.
- 2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
- 3. $FR-5 = 1.0 \times 0.75 \times 0.062$ in.
- 4. Alumina = 0.4 x 0.3 x 0.025 in 99.5% alumina.



ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
60 V	7.5 mΩ @ 10 V, 500 mA	115 mA



3

SOT-23 CASE 318 STYLE 21



& PIN ASSIGNMENT

702 = Device Code W = Work Week

ORDERING INFORMATION

Device	Package	Shipping [†]		
2N7002LT1	SOT-23	3000 Tape & Reel		
2N7002LT3	001 20	10,000 Tape & Reel		
2N7002LT1G	SOT-23	3000 Tape & Reel		
2N7002LT3G	(Pb-free)	10,000 Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Preferred devices are recommended choices for future use and best overall value.

2N7002L

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 10 \mu Adc$)		V _{(BR)DSS}	60	-	_	Vdc
Zero Gate Voltage Drain Current (V _{GS} = 0, V _{DS} = 60 Vdc)	T _J = 25°C T _J = 125°C	I _{DSS}	- -		1.0 500	μAdc
Gate-Body Leakage Current, Forwa (V _{GS} = 20 Vdc)	ard	I _{GSSF}	-	-	100	nAdc
Gate–Body Leakage Current, Reve (V _{GS} = -20 Vdc)	rse	I _{GSSR}	-	-	-100	nAdc
ON CHARACTERISTICS (Note 5)				•	•	
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$)		V _{GS(th)}	1.0	-	2.5	Vdc
On–State Drain Current $(V_{DS} \ge 2.0 V_{DS(on)}, V_{GS} = 10 V_{CS})$	dc)	I _{D(on)}	500	-	-	mA
Static Drain–Source On–State Volta ($V_{GS} = 10 \text{ Vdc}$, $I_D = 500 \text{ mAdc}$) ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 50 \text{ mAdc}$)	age	V _{DS(on)}	- -	- -	3.75 0.375	Vdc
Static Drain–Source On–State Resi ($V_{GS} = 10 \text{ V}, I_D = 500 \text{ mAdc}$) ($V_{GS} = 5.0 \text{ Vdc}, I_D = 50 \text{ mAdc}$)	stance $T_{C} = 25^{\circ}\text{C}$ $T_{C} = 125^{\circ}\text{C}$ $T_{C} = 25^{\circ}\text{C}$ $T_{C} = 125^{\circ}\text{C}$	r _{DS(on)}	- - - -	- - - -	7.5 13.5 7.5 13.5	Ohms
Forward Transconductance $(V_{DS} \ge 2.0 \ V_{DS(on)}, \ I_D = 200 \ mAdc)$		9FS	80	-	_	mmhos
DYNAMIC CHARACTERISTICS		1		1	1	
Input Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0	MHz)	C _{iss}	-	-	50	pF
Output Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0	C _{oss}	-	-	25	pF	
Reverse Transfer Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0	C _{rss}	-	-	5.0	pF	
SWITCHING CHARACTERISTICS	(Note 5)					
Turn-On Delay Time	$(V_{DD} = 25 \text{ Vdc}, I_D \cong 500 \text{ mAdc},$	t _{d(on)}	-	_	20	ns
Turn-Off Delay Time	$R_G = 25 \Omega$, $R_L = 50 \Omega$, $V_{gen} = 10 V$)	t _{d(off)}			40	ns
BODY-DRAIN DIODE RATINGS						
Diode Forward On–Voltage (I _S = 11.5 mAdc, V _{GS} = 0 V)		V _{SD}	-	-	-1.5	Vdc
Source Current Continuous (Body Diode)	I _S	-	-	-115	mAdc	
Source Current Pulsed		I _{SM}	-	-	-800	mAdc
-						

^{5.} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

2N7002L

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Ohmic Region

Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain–Source On–Resistance

Figure 4. Temperature versus Gate
Threshold Voltage

2N7002L

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AH**

R

NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS
 IS THE MINIMUM THICKNESS OF BASE MATERIAL
- 4. 318-03 AND -07 OBSOLETE, NEW STANDARD

	INC	CHES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.1102	0.1197	2.80	3.04
В	0.0472	0.0551	1.20	1.40
C	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
Н	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0140	0.0285	0.35	0.69
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.1039	2.10	2.64
٧	0.0177	0.0236	0.45	0.60

STYLE 21:

- PIN 1. GATE 2. SOUR
 - SOURCE
 - DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Figure 5. SOT-23

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative